High Speed Vlsi Architectures Of Fir Filters For Image Applications – A Review
نویسندگان
چکیده
منابع مشابه
Efficient VLSI Architectures for FIR Filters
The Finite Impulse Response (FIR) filters are widely used in many Digital Signal Processing (DSP) applications. For these applications, the low power, less area, high speed and low complexity FIR filter architectures are required. The researchers have proposed many FIR filters to meet the above design specifications. This paper is focused on the some efficient reconfigurable FIR filter architec...
متن کاملHigh Speed FIR Filters for Digital Decimation
This paper describes a multistage FIR decimation filter implemented with a multiplier-free architecture. The filter is designed to be used in A/D converters in submicron CMOS technology. The proposed architecture aims at increasing the operation speed while limiting the power dissipation, thus reducing the injection of switching noise into the substrate and the digital/analog crosstalk.
متن کاملReview of Architectures for Low Power and Reconfigurable FIR Filters
Reconfigurability, low complexity and low power consumption are the key requirements in a FIR filter. Many works have been done on the reduction of area and power requirements but Reconfigurability is less addressed in the papers. In this paper, a survey has been conducted on the works done in the past on the Reconfigurability of the FIR filters and various algorithms being used for making the ...
متن کاملA VLSI Design for High Speed Fractal Image Coding
-Fractal image coding has become a popular research area for the past decade, it has been widely used for commercial purpose. The major problem of fractal image coding is the excessive long encoding time. In this paper, we propose an VLSI design for speeding up of fractal image encoding. Simulation results show that the design is quite efficient.
متن کاملA High-Speed VLSI chip for Parallel Image Decorrelation
We present here the architecture and design of a special purpose CMOS VLSI chip for high-speed parallel image decorrelation/inverse decorrelation scheme which is to be used for eecient real-time losslesss image compression/ decompression. The chip is designed for one processing element of the parallel architecture that performs the image decorrelation/inverse decorrelation. The architecture is ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOP Conference Series: Materials Science and Engineering
سال: 2021
ISSN: 1757-8981,1757-899X
DOI: 10.1088/1757-899x/1084/1/012054